

MODULE - TRANSISTOR Biasing
BIPOLAR JUNCTION TRANSISTOR

Introduction

TRANS / IS TOR

Transfer of Resistance

Transistor transfers the signal from one resistance level to another resistance level i.e. signal transferred from i/p port to o/p port.

(or)

while transferring the signal from i/p port to o/p port it does the amplification process.

Depending on conduction of current due to charged particles (e^- & holes) transistors are classified into:

1. Bipolar transistor

2. Unipolar transistor

1. Bipolar transistor:

The current conduction due to both e^- & holes.

Ex:- BJT

Depending on construction principle BJT classified into

1. NPN transistor

2. PNP transistor

* BJT is a current controlled device i.e., the o/p current is controlled by the i/p current.

2. Unipolar transistor :-

The current conduction due to either e^- (or) holes.

Ex :- FET.


The current conduction due to only e^- - N channel

The current conduction due to only holes - P channel

Depending on the construction principle FETs are classified into:

1. JFET

2. MOSFET (or) Insulated gate FET (IGFET)




* FET is a voltage controlled device.

i.e. the o/p current is controlled by the i/p voltage.

* Bipolar Junction transistor (BJT) :-

NPN


NPN transistor :-



$J_E \rightarrow$ Emitter-base Junction

$J_C \rightarrow$ Collector-base Junction

PNP transistor :-



Emitter :- Emits the charged particles

- Heavily doped.

- Medium in size.

Collector :- Collects the charged particles emitted by emitter

- moderately doped.

- large in size.

Base :- Controls the current through the transistor.

- lightly doped.

- small in size.

* The main purpose of transistor is amplification.

To do this, the transistor must be properly biased.

(i.e. forward biased (F.B.) or reverse biased (R.B.))

Ex:- $J_E - F.B.$ } \rightarrow Active region.
 $J_C - R.B.$


<u>Junctions</u>	<u>Region of operation</u>	<u>Application</u>
$J_E - R.B.$	$J_C - R.B.$	Cut off region \rightarrow OFF switch

$J_E - F.B.$	$J_C - R.B.$	Active region \rightarrow Amplifier
--------------	--------------	---------------------------------------

$J_E - F.B.$	$J_C - F.B.$	Saturation \rightarrow ON switch
--------------	--------------	------------------------------------

$J_E - R.B.$	$J_C - F.B.$	Reverse active region \rightarrow Attenuator (reduce the amplification) (Not economical, so it is never used)
--------------	--------------	---

* Transistor current components



I_{nE} → current due to e^- [which are majority carriers in ~~emitter~~ region]

I_{pE} → current due to holes [which are majority carriers of base flowing into 'E' region]

I_{nO} → current due to e^- [which are minority carriers of base flowing from 'C' region].

I_{pO} → current due to holes [which are minority carriers of 'C' flowing from 'C' to 'B']

I_{nC} → current due to e^- [due to collection of e^- by the collector from the emitter]

$$\therefore I_{nE} > I_{nC}$$

$$I_E = I_{nE} + I_{pE} \quad \text{---} 2$$

$$I_C = I_{nC} + I_O \quad \text{---} 3$$

$$\text{where } I_O = I_{nO} + I_{pO} \quad \text{---} 4$$

Equations ① to ④ are called transistor fundamental current equations.

In transistor ^{acting} as an amplifier,


current gain (α) [Common Base]:-

$$\alpha = \frac{\text{The injected majority carrier current at 'C'}}{\text{Total emitter current.}}$$

' β ' is current gain in CE configuration.


' γ ' is current gain in CC configuration.


④ Common Base characteristics:-




$$V_{BE} = f[I_E, V_{CB}] \rightarrow i/p \text{ characteristics}$$

$$I_C = f[I_E, V_{CB}] \rightarrow o/p \text{ characteristics.}$$







* Common Emitter characteristics :-



$$V_{BE} = f(I_B, V_{CE}) \rightarrow i/p \text{ characteristics}$$

$$I_C = f(I_B, V_{CE}) \rightarrow o/p \text{ characteristics}$$





The common collector characteristics are similar to common emitter characteristics.

The i/p characteristics V_{BE} replaced by V_{CB}
& the o/p characteristics I_C replaced by I_E .

④ Relation between α & β :-

$$\alpha = \frac{\beta}{1+\beta}$$

(or)


$$\beta = \frac{\alpha}{1-\alpha}$$

④ Early Effect (or) Base width modulation:-

The variation of the base width in accordance with the applied voltage across the collector junction is called base width modulation (or) Early Effect.


Field Effect transistor

FET is a unipolar, low-noise & voltage controlled device.



JFET:- Construction of N-channel JFET :-

JFET have 3 terminals - source, drain & gate.



- ① Gate - Source is always reverse biased.
- ② Drain is always higher potential than source.

V_{DS} is always positive.

I_D value depends on V_{DS}

V_{GS} is always negative.


$$I_D = f(V_{DS})$$

FET is voltage controlled device.


FET characteristics:-

FET is a unipolar, low noise & voltage controlled device.

Depending on the construction principle the FET are classified into



JFET :- Construction & N-channel JFET :-



First select the N type bar whose resistance is exactly divided 2 heavily doped p-type semiconductors are exactly diffused into N-type silicon bar.

The gap b/w two depletion regions are called channel width

JFET have 3 terminals source, gate & drain.

To make conduction of current the N-channel JFET must be properly biased.

i.e. (1) Gate-source is always reverse biased
(2) Drain-source higher potential than source.

V_{DS} is always (+)ve.

As $V_{DS} \uparrow I_D \uparrow$

$V_{DS} \uparrow I_D \uparrow$

* I_D value depends on V_{DS} .

$$I_D = f(V_{DS})$$

→ V_{GS} is always negative values.

As $V_{GS} \uparrow$ - Depletion region width \uparrow , channel width \downarrow I_D

As $V_{GS} \uparrow I_D \downarrow$

$$I_D = f[V_{GS}]$$

$$I_D = f(V_{GS}, V_{DS})$$

→ Voltage controlled device.

$$I_D = f[V_{GS}, V_{DS}]$$

I_D vs V_{DS} when V_{GS} = constant

- Drain characteristics

I_D vs V_{GS} when V_{DS} = constant

- Transfer characteristics

④ JFET parameters:-

(i) Drain resistance (r_d)

$$r_d = \frac{\Delta V_{DS}}{\Delta I_D}$$

(ii) Transconductance (g_m)

$$g_m = \frac{\Delta I_D}{\Delta V_{GS}}$$


(iii) Amplification factor

$$\mu = \frac{\Delta V_{DS}}{\Delta V_{GS}}$$


$$\mu = g_m \times r_d$$

★ V-I characteristics :-

Drain characteristics :- I_D vs V_{DS} when $V_{GS} = \text{constant}$.



Transfer characteristics :- I_D vs V_{GS} when $V_{DS} = \text{constant}$.



★ JFET parameters :-

(i) Drain Resistance (r_d) :-

$$r_d = \left[\frac{\Delta V_{DS}}{\Delta I_D} \right]$$

(ii) Transconductance (g_m) :-

$$g_m = \left(\frac{\Delta I_D}{\Delta V_{GS}} \right) \text{ (or)} \quad \frac{d I_D}{d V_{GS}}$$

(iii) Amplification factor :-

$$\mu = \left(\frac{\Delta V_{DS}}{\Delta V_{GS}} \right)$$

(*) MOSFET :-


↳ Metal oxide semiconductor FET.

Depletion MOSFET


→ ~~The~~ The channel exists b/w 'S' & 'D' terminals.

There is no necessity to apply a particular voltage b/w 'G' & 'S'.

→ Symbols (Representation)



N-channel D-MOSFET




P-channel D-MOSFET

→ We can apply any potentials b/w 'G' & 'S' (positive, zero or negative)


Enhancement MOSFET

→ No channel exists b/w 'S' & 'D' terminals.

→ Symbols (Representation)




N-channel E-MOSFET



P-channel E-MOSFET

→ for N-channel E-MOSFET,
V_{GS} is always positive

(*) TRANSISTOR BIASING



Apply KVL to i/p loop,

$$V_{BE} - R_b I_B - V_{BE} = 0$$

$$\boxed{I_B = \left(\frac{V_{BE} - V_{BE}}{R_b} \right)}$$

Apply KVL to o/p loop,

$$V_{CC} - R_e I_C - V_{CE} = 0$$

$$\boxed{R_e = \frac{V_{CC} - V_{CE}}{I_C}}$$

$$\boxed{V_{CE} = V_{CC} - R_e I_C}$$

(*) On x-axis - y-axis component is '0'

$$(R_e = 0)$$

$$\boxed{V_{CE} = V_{CE}} \rightarrow \text{max o/p voltage}$$


(*) On y-axis - x-axis component is '0'

$$(V_{CE} = 0)$$

$$R_C = \frac{V_{CC} - V_{CE}}{I_C} \xrightarrow{0}$$

$$= \frac{V_{CC}}{I_C}$$

$$\boxed{I_C = \frac{V_{CC}}{R_C}} \rightarrow \text{Max o/p current.}$$



The line joining the cutoff point and the saturation point is called DC load line.

The point of intersection of DC load line and the transistor characteristics curve and the DC load is called operating point (or) Q point.

To do the faithful amplification, the operating point must be in the middle of the DC load line (or) near about the middle of the DC load line.

Q (V_{ce0}, I_{c0})

$$R_L = \beta R_B + (1+\beta) R_o$$

Due to collection of charged particles by 'C' temp. across the junction $T_c \uparrow$

As Temp. $\uparrow \Rightarrow P_0, \beta \& V_{BE}$ values.

Effect of temp. on I_o , β & V_{BE} :

(i) As $T \uparrow I_o \uparrow$

For every $1^\circ C \uparrow$ temp. $I_o \uparrow$ by 7%.

For every $10^\circ C \uparrow$ " do doubles.

$$T_1^\circ C \rightarrow I_o, \quad T_2^\circ C \rightarrow I_{o2} \quad \left\{ \begin{array}{l} I_{o2} = I_o \cdot 2^{\frac{(T_2 - T_1)}{10}} \end{array} \right.$$

(ii) As $T \uparrow \beta \uparrow$

For $50^\circ C \uparrow$ temp. β value of Ge transistor doubles.

For $100^\circ C \uparrow$ temp. β value of Si transistor doubles.


(iii) As $T \uparrow V_{BE}$

For $1^\circ C \uparrow$ temp. $V_{BE} \downarrow$ by $2.5 mV$.

I_c is affected more by I_o .

$$\boxed{I_c = f [I_o, V_{BE}, \beta]}$$

④ As $T \uparrow \rightarrow I_o \uparrow \rightarrow A, I_o \uparrow \rightarrow I_c \uparrow \rightarrow A, I_c \uparrow \Rightarrow T \uparrow$



Due to the collection of charged particles by the collector, temp. across the junction I_c increases.

It becomes accumulative process. At some particular state, temp. across the junction becomes maximum and breakdown of the collector junction takes place. This process is called "Thermal Runaway".

This is due to instability in the transistor simply the self destruction of it is called thermal runaway. To avoid this, the transistor must be stabilized.

Stabilization:

P_o, V_{BE} & β due to temp.

The process of making the operating point independent of the variation in P_o, V_{BE}, β due to temp. is termed as stabilization.

The process of keeping the operating point in the active region is termed as stabilization.

The stability of a transistor is measured in stability factor.

Stability factor:-

$$P_o = f(V_{BE}, I_o, \beta)$$

$$\Delta P_c = \left\{ \begin{array}{l} \text{Change in } P_c \text{ due to } \\ \text{to } P_o \text{ alone} \end{array} \right\} + \left\{ \begin{array}{l} \text{Change in } P_c \text{ due to } \\ V_{BE} \text{ alone} \end{array} \right\} + \left\{ \begin{array}{l} \text{Change in } P_c \text{ due to } \\ \beta \text{ alone} \end{array} \right\}$$

$$\Delta P_c = \left(\frac{\Delta P_c}{\Delta P_o} \times \Delta P_o \right) \Bigg|_{V_{BE}, \beta = \text{constant}} + \left(\frac{\Delta P_c}{\Delta V_{BE}} \times \Delta V_{BE} \right) \Bigg|_{P_o, \beta = \text{constant}} + \left(\frac{\Delta P_c}{\Delta \beta} \times \Delta \beta \right) \Bigg|_{P_o, V_{BE} = \text{constant}}$$

$$\Delta P_c = \frac{\Delta P_c}{\Delta P_o} \Bigg|_{V_{BE}, \beta = \text{constant}} \times \Delta P_o + \frac{\Delta P_c}{\Delta V_{BE}} \Bigg|_{P_o, \beta = \text{constant}} \times \Delta V_{BE} + \frac{\Delta P_c}{\Delta \beta} \Bigg|_{P_o, V_{BE} = \text{constant}} \times \Delta \beta$$

$$\Delta \theta_c = s \Delta \theta_0 + s' \Delta V_{BE} + s'' \Delta \beta$$

where $s = \frac{\Delta \theta_c}{\Delta \theta_0} \left| V_{BE}, \beta = \text{constant} \right.$

$s' = \frac{\Delta \theta_c}{\Delta V_{BE}} \left| \theta_0, \beta = \text{constant} \right.$

$s'' = \frac{\Delta \theta_c}{\Delta \beta} \left| \theta_0, V_{BE} = \text{constant} \right.$

} Stability factor

Stability factor (s)

$$s = \frac{\Delta \theta_c}{\Delta \theta_0} (\text{or}) \frac{d \theta_c}{d \theta_0} \left| V_{BE}, \beta = \text{constant} \right.$$

$$\theta_c = \beta \theta_n + (1+\beta) \theta_0$$

Differentiate w.r.t. θ_c

$$1 = \beta \frac{d \theta_n}{d \theta_c} + (1+\beta) \frac{d \theta_0}{d \theta_c}$$

$$1 - \beta \frac{d \theta_n}{d \theta_c} = (1+\beta) \frac{1}{s}$$

$$\boxed{s = \frac{(1+\beta)}{1 - \beta \frac{d \theta_n}{d \theta_c}}}$$

To calculate $\frac{d \theta_n}{d \theta_c}$,

(i) always take i/p loop equations of the given transistors

(ii) Differentiate w.r.t. θ_c , we get $\left(\frac{d \theta_n}{d \theta_c} \right)$ value.

(iii) If $s \rightarrow \text{very high}$ } $s = \frac{\Delta \theta_c}{\Delta \theta_0} \rightarrow$ The ckt. is thermally less stable.

If $s \rightarrow \text{low} \Rightarrow$ The ckt. is thermally more stable.

Biasing Methods:-

The biasing methods are used to keep the operating point in the active region.

The Biasing methods are:

① Fixed Bias Method.

② Collector-to-Base Bias.

(OR)

Feedback Resistor Bias.

③ Voltage Divider Bias


(OR)

Emitter Bias

(OR)

Self Bias Method.

① Fixed Bias Method.



Apply KVL to i/p loop:-

$$V_{cc} - I_B R_B - V_{BE} = 0$$

$$-I_B = \frac{V_{BE} - V_{cc}}{R_B} \Rightarrow I_B = \frac{V_{cc} - V_{BE}}{R_B}$$

$$I_c = \beta I_B$$

Assuming the transistor operated in active region.

n Feedback Resistor Bias Method:-

Apply KVL to o/p loop :-

$$V_{CC} - \beta_e R_e - V_{CE} = 0$$

$$\boxed{V_{CE} = V_{CC} - \beta_e R_e}$$

Note :-

If the estimated V_{CE} voltage satisfies the condition

$$\boxed{V_{CE(\text{est})} < V_{CE} < V_{CC}}$$

→ Transistor operating in active region

$$V_{BE} = V_0 \rightarrow J_C \rightarrow F.B. \\ J_C = R_B \quad \left. \begin{array}{l} \text{Active region} \\ \text{J.C} \end{array} \right\}$$

Else the transistor operates in saturation region.

If it is in this region,

$$-V_{CC} = V_{CE(\text{sat})} = \begin{cases} 0.2V & \rightarrow S' \\ 0.1V & \rightarrow G_e \end{cases}$$

Sensitivity factor

To calculate 'S' take i/p loop equations

$$V_{CC} - \beta_B R_B - V_{BE} = 0$$

Differentiate w.r.t β_e

$$\frac{d}{d\beta_e} (\beta_B R_B) = 0 \Rightarrow \beta_B R_B = 0$$


$$\therefore \frac{d\beta_B}{d\beta_e} = 0$$

$$\boxed{S = (1 + \beta)}$$

$\beta \rightarrow \text{high}$
 $S \rightarrow \text{high}$

The fixed bias circuit is thermally less stable.

② Collector -to-Base bias or Feedback Resistor Bias Method:



Apply KVL to i/p loop

$$V_{cc} - (\beta_c + \beta_n)R_c - \beta_n R_b - V_{BE} - (\beta_c + \beta_n)R_c = 0$$

Assume that the transistor is operating in the active region, we get:

$$\boxed{\beta_c = \beta \beta_n}$$

$$\beta_c + \beta_n = (1 + \beta) \beta_n$$

$$V_{cc} - (1 + \beta) \beta_n R_b - \beta_n R_b - V_{BE} - (1 + \beta) \beta_n R_c = 0$$

$$\boxed{\beta_n = \frac{V_{cc} - V_{BE}}{R_b + (1 + \beta)(R_c + R_b)}}$$

$$\boxed{\beta_c = \beta \beta_n}$$

Apply KVL to o/p loop,

$$V_{cc} - (\beta_c + \beta_n)R_c - V_{ce} - (\beta_c + \beta_n)R_c = 0$$

$$V_{CC} = V_{CC} - (\beta_e + \beta_a) (R_C + R_E)$$

Stability factor (s):-

To calculate ' s ' take i/p loop equations.

$$V_{CC} - (\beta_e + \beta_a) R_C - \beta_a R_B - V_{BE} - (\beta_e + \beta_a) R_E = 0$$

$$V_{CC} - V_{BE} - (R_C + R_B + R_E) R_B - (R_C + R_E) R_C = 0$$

Differentiate w.r.t. R_C .

$$0 - 0 - (R_C + R_B + R_E) \frac{d\beta_a}{dR_C} - (R_C + R_E) = 0$$


$$\frac{d\beta_a}{dR_C} = - \left[\frac{R_C + R_E}{R_C + R_B + R_E} \right]$$

$$s = \frac{1 + \beta}{1 + \beta \left(\frac{R_C + R_E}{R_C + R_B + R_E} \right)}$$

$(1 + \beta)$

$$s = \frac{(1 + \beta) \text{ current flowing resistors sum}}{1 + \beta \left(\frac{\text{current flowing resistors sum}}{\text{current flowing resistor sum}} \right)}$$

Without ' R_E ' :-



Put $R_E = 0$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (1+\beta) R_C}$$

$$I_C = \beta I_B$$

$$V_{CE} = V_{CC} - (R_C + R_E) I_C$$

$$S = \frac{1 + \beta}{1 + \beta \left(\frac{R_C}{R_C + R_E} \right)}$$


Note (3) Collector to base bias ckt. is thermally more stable compared to fixed bias ckt.

$$S = \frac{1 + \beta}{1 + \beta \left[\frac{R_C}{R_C + R_E} \right]} \approx 1 + \beta \quad \text{if } R_E \leq 0$$


The ckt. is thermally less stable
 \therefore the collector to base bias method 'R' value should not be very small.

Voltage divider (or) Emitter (or) Self bias method:-

(3)



Thevenin's Equivalent obt. :-




$$V_{th} = \beta R_l$$

$$\alpha = \frac{V_{cc}}{R_l + R_s}$$


$$V_{th} = \frac{V_{cc}}{R_l + R_s} \rightarrow R_s$$

$$V_{th} = V_{cc} \left[1 + \frac{R_s}{R_l} \right]$$

R_{th} :-



$$R_{th} = \frac{R_s R_l}{R_s + R_l}$$



Apply KVL to i/p loop :-

$$V_{th} - I_B R_{th} - V_{BE} - (I_C + I_B) R_C = 0$$

Assume that the transistor operates in the active region

$$I_C = \beta I_B + I_B + I_A = (1 + \beta) I_B$$

$$\Rightarrow V_{th} - V_{BE} - I_B R_{th} - (1 + \beta) I_B R_C = 0$$

$$I_B = \frac{V_{th} - V_{BE}}{R_{th} + (1 + \beta) R_C}$$

$$\& I_C = \beta I_B$$

Apply KVL to off loop :-

$$V_{CE} - R_C R_E - V_{CE} - R_E (\beta_C + \beta_B) = 0$$

$$V_{CE} = V_{CE} - \beta_C R_E - (\beta_C + \beta_B) R_E$$

stability factor:-

$$S = \frac{1 + \beta}{1 + \beta \left[\frac{R_E}{R_{th} + R_E} \right]}$$

$$S = \frac{1 + \beta}{1 + \beta \left[\frac{1}{\frac{R_{th}}{R_E} + 1} \right]}$$

if $\frac{R_{th}}{R_E} \rightarrow \infty \Rightarrow S \rightarrow (1 + \beta)$

\therefore The ckt. is thermally less stable

if $\frac{R_{th}}{R_E} \rightarrow 0 \Rightarrow S \rightarrow 1 \Rightarrow$ The ckt. is thermally more stable.

But $S=1 \rightarrow$ practically not possible.

For $S=1$:- $\frac{R_{th}}{R_E} = 0$.

i.e. $R_{th}=0, R_E=0 \rightarrow$ collector \rightarrow o.c. \rightarrow (Transistor OFF)

$\rightarrow R_1=0 \rightarrow V_R > V_C \rightarrow J_C \rightarrow P.B. \text{ (saturation region)}$


$R_{th}=0 \begin{cases} \rightarrow R_1=0 \rightarrow J_C \rightarrow P.B. \rightarrow \text{(saturation region)} \\ \rightarrow R_2=0 \rightarrow J_C \rightarrow R.B. \rightarrow \text{(cutoff region)} \end{cases}$

FET Biasing :-

Methods

- Fixed bias
- Self bias
- Voltage divider bias

① fixed bias - Method:-



$$I_D \gg I_g \Rightarrow [I_g \approx 0]$$

$$R_s R_a = 0 ; V_a \approx -V_{GS}$$

$$V_S = 0$$

$$V_{GS} = V_{GS} - V_S .$$

$$= -V_{GS}$$

* → Substitute V_{GS} in R_D equation


$$\text{we get } R_D \approx R_s$$

$$Q_{pt.}(V_{GS}, R_D)$$

↓
Q-point

② Self bias method:

There is no necessity of supply voltage 'V_{DD}'.



Substitute V_{GS} value in I_D equation.

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_{GS(\text{cutoff})}} \right]^2$$

$$= I_{DSS} \left[1 - \left(\frac{-I_D R_S}{V_{GS(\text{cutoff})}} \right) \right]^2$$

By simplifying we get a quadratic equation

By solving \Rightarrow we get $\{ I_{D1}, I_{D2} \}$

\rightarrow Choose the correct value of I_D




Note:-

Always choose the lower value of I_D .

③ Voltage divider bias :-

$$V_{Th} = V_{DD} \left(\frac{R_L}{R_1 + R_2} \right)$$

$$R_{Th} = \frac{R_1 R_2}{R_1 + R_2}$$



$$\delta_{G_S} \approx 0$$

$$\delta_{G_S} R_{Th} \approx 0$$

$$V_G \approx V_{Th}$$

$$V_S \approx R_D R_S$$

$$V_{GS} = V_G - V_S$$

$$V_{GS} = V_{Th} - R_D R_S$$


Substitute V_{GS} value in R_D equation.

We get a quadratic equation.

By solving we get $\{\delta_{D1}, \delta_{D2}\}$

Choose the correct value of drain current.

② AMPLIFIERS [TRANSISTOR AMPLIFIERS]



Inputs (V_1, δ_1)

Outputs (V_2, δ_2)

For a BJT transistor, dependent (V_1, δ_1)

Independent (δ_1, V_2)

In general, we express this relationship as,

$$V_1 = h_{11}\delta_1 + h_{12}V_2 \quad \left\{ \begin{array}{l} \text{h-parameter equations of transistor} \\ \text{Eqn 1} \end{array} \right.$$

$$\delta_2 = h_{21}\delta_1 + h_{22}V_2 \quad \left\{ \begin{array}{l} \text{Eqn 2} \\ \text{Eqn 3} \end{array} \right.$$

When $V_2=0$ i.e. o/p port S.C. :-

$$V_1 = h_{11}\delta_1, \quad \delta_2 = h_{21}\delta_1$$

$$h_{11} = \left(\frac{V_1}{\delta_1} \right) \rightarrow \text{input impedance } h_i(r).$$

$$h_{21} = \left(\frac{\delta_2}{\delta_1} \right) \rightarrow \text{forward current gain } (h_f).$$

When $\delta_1=0$ i.e. i/p port O.C. :-

$$V_1 = h_{12}V_2; \quad \delta_2 = h_{22}V_2$$

$$h_{12} = \left[\frac{V_1}{V_2} \right] \rightarrow \text{Reverse voltage gain } (h_r)$$

$$h_{22} = \left[\frac{\delta_2}{V_2} \right] \rightarrow \text{o/p admittance } h_o(r)$$

$$V_1 = h_i I_1 + h_r V_2$$

$$I_2 = h_f I_1 + h_o V_2$$


Depending on the transistor configuration, add a sub-script to the h-parameters.

$$CB \rightarrow h_{ib}, h_{rb}, h_{fb}, h_{ob}$$

$$CE \rightarrow h_{ie}, h_{re}, h_{fe}, h_{oe}$$

$$CC \rightarrow h_{ic}, h_{rc}, h_{fc}, h_{oc}$$


The small signal model (or) equivalent ckt. of a transistor :



$$V_1 = h_i I_1 + h_r V_2$$

$$I_2 = h_f I_1 + h_o V_2$$

Amplifier Analysis:



Analysis includes the calculation of the following:

$$\textcircled{1} \text{ Current gain, } A_2 = \left(\frac{\delta_L}{\delta_I} \right)$$

$$\textcircled{2} \text{ Input impedance, } Z_i = \left(\frac{V_I}{\delta_I} \right)$$

$$\textcircled{3} \text{ Voltage gain, } A_V = \left(\frac{V_o}{V_I} \right)$$

$$\textcircled{4} \text{ Output impedance, } Z_o = \left(\frac{V_o}{I_o} \right)$$

$$\textcircled{5} \text{ Voltage amplification } \left. \begin{array}{l} \\ (\text{or}) \end{array} \right\} A_{VS} = \left(\frac{V_o}{V_S} \right)$$

Overall voltage gain

$$\textcircled{6} \text{ Current amplification } \left. \begin{array}{l} \\ (\text{or}) \end{array} \right\} A_{2S} = \left(\frac{\delta_L}{\delta_S} \right)$$

Overall current gain

$$\left. \begin{array}{l} V_I = h_f \delta_I + h_o V_o \\ I_o = h_f \delta_I + h_o V_o \end{array} \right\} \text{Use these equations.}$$

$$\textcircled{1} \text{ Current gain :- } (A_2)$$

$$A_2 = \frac{\delta_L}{\delta_I} = \frac{-\delta_L}{\delta_I}$$

$$\delta_L = h_f \delta_I + h_o V_o$$

$$\text{But } V_o = V_L = \delta_L z_L = -\delta_L z_L$$

$$\delta_L = h_f \delta_I + h_o (-\delta_L z_L)$$

$$\delta_L (1 + h_o z_L) = h_f \delta_I$$

$$\left(\frac{I_2}{I_1}\right) = \frac{h_f}{(1+h_o z_L)}$$

$$A_Z = \frac{-I_2}{I_1} = \frac{-h_f}{(1+h_o z_L)}$$

② Input impedances :-

$$Z_i = \frac{V_1}{I_1}$$

$$(or) \quad Z_i = h_i + h_r \left[\frac{-h_f}{1+h_o z_L} \right] z_L$$

$$V_1 = h_i I_1 + h_r V_2$$

$$= h_i - \frac{h_r h_f}{1+h_o z_L} \times z_L$$

$$V_1 = h_i I_1 + h_r (-I_2 z_L)$$

$$= h_i - \frac{h_r h_f}{\left(1+h_o z_L\right)} z_L$$

$$= I_1 \left(h_i + h_r \left(-\frac{I_2}{I_1} \right) z_L \right)$$

$$\therefore Z_i = \frac{V_1}{I_1} = h_i + h_r A_Z z_L$$

$$Z_i = h_i - \frac{h_r h_f}{\left(\frac{1}{z_L} + h_o \right)}$$

③ Voltage gain :-

$$A_V = \frac{V_o}{V_1} = \frac{V_2}{V_1}$$

$$A_V = \left(\frac{-I_2 z_L}{V_1} \right)$$

$$\frac{V_1}{I_1} = Z_i \Rightarrow V_1 = Z_i I_1$$

$$A_V = \frac{-I_2 z_L}{Z_i I_1} = \left(-\frac{I_2}{I_1} \right) \cdot \frac{z_L}{Z_i}$$

$$A_V = \frac{A_Z z_L}{Z_i}$$

④ O/p impedance :-

$$Z_o = \left(\frac{V_2}{I_2} \right) \quad \left| \begin{array}{l} \text{load} \rightarrow \text{o.c.d} \\ \text{All the sources set equal to zero.} \end{array} \right.$$

$$V_2 = h_f I_1 + h_o V_2$$

$$= V_2 \left[h_o + h_f \frac{R_1}{V_2} \right]$$

$$\frac{R_1}{V_2} = \frac{1}{Z_o} = Y_o = h_o + h_f \left[\frac{R_1}{V_2} \right]$$

To calculate Z_o , first calculate $\left(\frac{R_1}{V_2} \right)$

Apply KVL to i/p loop,

$$0 - I_1 (R_s + h_i) - h_r V_r = 0$$

$$\boxed{\frac{R_1}{V_2} = \frac{-h_r}{R_s + h_i}}$$

$$Y_o = h_o + h_f \left(\frac{-h_r}{R_s + h_i} \right)$$


$$\boxed{Y_o = h_o - \frac{h_r h_f}{R_s + h_i}}$$

⑤ voltage amplification :-

$$A_{VS} = \frac{V_o}{V_s} = \left(\frac{V_o}{V_i} \right) \left(\frac{V_i}{V_s} \right)$$

$$A_{VS} = A_V \left(\frac{V_i}{V_s} \right)$$

$$V_i = V_s \left(\frac{Z_i}{R_s + Z_i} \right)$$



$$A_{VS} = A_V \left[\frac{Z_i}{R_s + Z_i} \right]$$

$\underbrace{\hspace{1cm}}_{<1}$

$$\boxed{A_{VS} < A_V}$$


for an ideal voltage source, $R_s = 0$

$$\boxed{A_{VS} = A_V}$$

⑥ Current amplification :-

$$A_{IS} = \left(\frac{R_L}{Z_i} \right) = \left[\frac{R_L}{Z_1} \right] \left[\frac{Z_1}{Z_i} \right]$$

$$\Rightarrow A_{IS} = A_Z \left(\frac{R_L}{Z_i} \right)$$



$$\boxed{\therefore A_{IS} = A_Z \left(\frac{R_s}{R_s + Z_i} \right)}$$

$$\Rightarrow A_{IS} < A_Z$$

for an ideal current source, $R_s = \infty$


$$A_{IS} = A_Z \left[\frac{1}{1 + \frac{Z_i}{R_s}} \right]$$

$\underbrace{\hspace{1cm}}_{\rightarrow 0}$

$$\boxed{A_{IS} = A_Z}$$

Millen's theorem:

In a linear circuit, if there exists a branch with impedance Z , connecting two nodes with node voltages V_1 and V_2 , we can replace this branch by two branches connecting the corresponding nodes to ground by impedances respectively $\frac{Z}{(1-Av)}$ & $\frac{ZAv}{(Av-1)}$



$$R_1 = \frac{V_1 - V_2}{Z}$$

$$= \frac{1}{2} V_1 \left(1 - \frac{V_2}{V_1} \right)$$

$$R_1 = \frac{1}{2} V_1 (1 - Av)$$

$$\frac{V_1}{R_1} = \frac{Z}{1 - Av} \Rightarrow Z_1 = \frac{Z}{1 - Av}$$

$$R_2 = \frac{V_2 - V_1}{Z} = \frac{1}{2} V_2 \left(1 - \frac{V_1}{V_2} \right) = \frac{1}{2} V_2 \left[1 - \frac{1}{Av} \right]$$

$$Z_2 = \frac{V_2}{R_2} = \frac{Z}{\left(1 - \frac{1}{Av} \right)} = \underline{\underline{\frac{ZAv}{(Av-1)}}}$$

Its dual version is based on Kirchhoff's current law
Dual of Millen theorem is also called Millen theorem for current.





④ Simplified h-parameter model (or) Approximate model:-

This model based on CE \rightarrow we must use h-parameters of CE only i.e. (h_{ie} , h_{re} , h_{fe} , h_{oe})

In simplified model we neglect $\begin{cases} h_{re} V_{ce} \\ h_{oe} V_{ce} \end{cases}$

Reason for this is the current passing through $\left[\frac{1}{h_{oe}} \right]$ is very low (≈ 0) $\left[\because \frac{1}{h_{oe}} \text{ is very high} \right]$

The simplified model of the transistor is



SINGLE STAGE AMPLIFIERS

① Classification of Amplifiers:-

BJT Amplifiers

- CE Amplifier
- CB Amplifier
- CC Amplifier

FET Amplifiers

- CD Amplifier
- CS Amplifier
- CG Amplifier

② Distortion in Amplifiers:-

Distortion is the alteration of the original shape (or other characteristics) of the waveform of a signal in an electronic device.

Types of distortion include:

① Amplitude distortion:-

O/p amplitude is not a linear function of the i/p amplitude under specified conditions.

② Frequency (or) Harmonic distortion:-


These distortions are overtones added to a pure sine wave fed to the system.

④ Phase distortion:

This form of distortion occurs due to electrical resistance. Here all the components of the o/p signal are not amplified with the same phase shift, hence making some parts of the o/p signal out of phase with the rest of the o/p.


⑤ CE Amplifier (already discussed in previous module under hybrid parameters) (i) $Z_i = h_{ie}$ (ii) $Z_o = Z_0$ (iii) $A_v = \frac{-h_{fe} R_C}{h_{ie}}$

⑥ CB Amplifier:



$$R_L = -R_C$$

$$Z_o = h_{fe} R_L$$



① Current gain:-

$$A_I = \left(\frac{I_o}{R_e'} \right) = \frac{-h_{fe} R_b}{-(1+h_{fe}) R_b} = \frac{h_{fe}}{(1+h_{fe})}$$

As $R_f > R_e \Rightarrow A_I < 1$

But if $h_{fe} \gg 1 \Rightarrow A_I = 1$

The o/p current $\approx i_p$ current

The ckt. is current follower (or) current Buffer.
The ckt. is current follower used as a current buffer ckt.

∴ The CB Amplifier

Input Impedance:-

②

$$Z_i = \frac{V_e}{R_e'}$$

$$V_e = -h_{ie} R_b \Rightarrow Z_i = \frac{-h_{ie} R_b}{-(1+h_{fe}) R_b} = \frac{h_{ie}}{(1+h_{fe})}$$

$$\therefore \boxed{Z_i = \frac{h_{ie}}{1+h_{fe}}} \Rightarrow Z_i \text{ is very low}$$

$$Z_i' = Z_i // R_E$$

Voltage gain:-

$$A_V = \left(\frac{V_o}{V_e} \right)$$

$$V_o = Z_o R_C = -h_{fe} R_b R_C$$

$$V_e = -h_{ie} R_b$$

$$\therefore A_V = \left(\frac{h_{fe} R_C}{h_{ie}} \right)$$

Voltage Amplification:-

$$A_{VS} = \left(\frac{V_o}{V_s} \right) = \left(\frac{V_o}{V_e} \right) \left(\frac{V_e}{V_s} \right)$$

$$\boxed{A_{VS} = A_V \left(\frac{V_e}{V_s} \right)}$$

$$V_e = V_s \left[\frac{z_i'}{z_i' + R_s} \right]$$

$$A_{VS} = A_V \left[\frac{V_s \left(\frac{z_i'}{z_i' + R_s} \right)}{V_s} \right]$$

$$\boxed{A_{VS} = A_V \left[\frac{z_i'}{z_i' + R_s} \right]}$$

As $R_s \gg z_i'$

$$\Rightarrow A_{VS} \ll A_V$$

(A_{VS} is very low for CB Amplifier)

\therefore The CB Amplifier cannot be used for voltage amplification.

O/P Impedance (z_o) :-



$$z_o = \left(\frac{V_o}{I_o} \right) \quad \begin{array}{l} R_c \rightarrow 0.C. \\ \& \\ V_s = 0 \end{array}$$

$$z_o' = R_L // z_o$$

$$\therefore z_o = 0$$

$$z_o' = R_L$$

* CC Amplifier :-



Current gain:-

$$A_B = \frac{R_E}{R_B} = \frac{(1+h_{fe})R_E}{R_B} = (1+h_{fe})^2$$

Input impedance:-

$$Z_i = \left(\frac{V_b}{I_b} \right)$$

$$V_b = h_{ie} I_b + I_b R_E$$

$$= h_{ie} I_b + (1+h_{fe}) I_b R_E$$

$$V_b = R_b (h_{ie} + (1+h_{fe}) R_E)$$

$$Z_i = \frac{V_b}{I_b} = \frac{R_b (h_{ie} + (1+h_{fe}) R_E)}{R_b} = h_{ie} + (1+h_{fe}) R_E$$

$$Z'_i = Z_i \parallel R_B$$

Voltage Gain (Av) :-

$$Av = \frac{V_o}{V_b}$$

$$V_o = R_L R_E = (1+h_{fe}) R_b R_E$$


$$Av = \frac{(1+h_{fe}) R_b R_E}{R_b (h_{ie} + (1+h_{fe}) R_E)}$$

$$Av = \boxed{\frac{(1+h_{fe}) R_E}{h_{ie} + (1+h_{fe}) R_E}}$$

As $N_r < D_r$; $Av \approx 1$

if $(1+h_{fe}) R_E \gg h_{ie}$ $\Rightarrow Av \approx 1$

The O/P voltage follows the i/p voltage.



CC Amplifier is used as voltage buffer circuit

Voltage Amplification

$$A_{VS} = \frac{V_o}{V_s} = \left(\frac{V_b}{V_b} \right) \left(\frac{V_b}{V_s} \right) = A_v \left(\frac{V_L}{V_s} \right)$$

$$V_b = V_s \left[\frac{Z_i'}{Z_i' + R_s} \right]$$

$$A_{VS} = A_v \left(\frac{V_b}{V_s} \right) = A_v \left[\frac{Z_i'}{Z_i' + R_s} \right]$$

As $A_v < 1$; $A_{VS} < 1$

\therefore CC Amplifier cannot be used for voltage amplification

O/P Impedance (Z_o) :-

$$Z_o = \frac{V_e}{R_e'} \quad \left| \begin{array}{l} R_e \rightarrow 0.C. \\ \Delta \\ V_s = 0. \end{array} \right.$$

$$V_e = -R_b (h_{ie} + R_s')$$

$$R_e' = -(1 + h_{fe}) R_b$$

$$\therefore Z_o = \frac{R_b (h_{ie} + R_s')}{(1 + h_{fe}) R_b}$$

$Z_o \rightarrow$ very low for CC Amplifier \Rightarrow

$$Z_o = \frac{h_{ie} + R_s'}{1 + h_{fe}}$$

$$Z_o' = Z_o \parallel R_e$$

Note:- FET Amplifiers (CD, CS & CG) were already discussed during briefly in previous modules.

Amplifier Analysis

With Resistive load: (Preference of amplifier is also important)

→ Among the three amplifiers CE is only used for amplification.

→ For CE Amplifier

$$(i) z_i = h_{ie} \rightarrow \text{very low}$$

$$(ii) z_o = \infty \rightarrow \text{very high}$$

$$(iii) A_v = -\frac{h_{fe} R_c}{h_{re}} \rightarrow \text{very high.}$$

The expected values from the amplifier are

(i) $A_v \rightarrow \text{very high}$ — (more amplification)

(ii) $z_i \rightarrow \text{very high}$ — \uparrow driving capacity of circuit

(iii) $z_o \rightarrow \text{very low}$ — \downarrow the loading effect on i/p signal.

To increase thermal stability & to improve the impedance characteristics negative feedback is usually employed.